Code No: V0423/R07	SET - 1
II B.Tech II Semester, Regular Examinations, Apr - 202	11
SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering)         Time: 3 hours	Max Marks: 80
Answer any FIVE Questions All Questions carry equal marks	
<ol> <li>a) Convert (AB6.13)<sub>16</sub> into its octal equivalent and Convert (675.4 number</li> </ol>	2) <sub>8</sub> into base-16 (8M)
b) Convert the gray code number 10101111 into binary number an	d convert the decimal
number 78.216 into BCD format.	(8M)
<ul> <li>2. a) Convert the given expressions into canonical SOP form</li> <li>i) f= AB + BC + CA (ii) f = A+ AB + ABC</li> <li>b) Simplify the following expressions using k-map</li> </ul>	(8M)
i) $f(A,B,C,D) = \sum m(0,1,3,7,15) + \sum d(2,11,12)$ ii) $f(A,B,C,D) = \pi M(0,2,6,8,12) + \pi d(3,4,7,10,14)$	(8M)
3. Find the minimal expression using tabulation method for the given	function
$F(A,B,C,D,E) = \sum m (1,2,12,13,15,17,18,19,20,21,23,24,25,27,29)$	,31) (16M)
4. a) Design and draw the circuit diagram of BCD to binary code con	verter. (8M)
b) Design and draw the circuit diagram of an octal to binary priorit	y encoder. (8M)
5. a) Design and draw the circuit diagram of a BCD to Excess-3 code	converter using PLA.
b) Give the comparison between PROM_PAL and PLA with respe	(8M)
performance features.	(8M)
6. a) Give and explain the realization of JK- flip flop using SR- flip f	lop. (8M)
considerations.	(8M)

1 of 2

Code No: V0423/R07

7. Determine the minimal state equivalent of the state table given below and find the minimum length sequence that distinguishes states A and F. (16)

Present	Next State	e, Z	
state	$\mathbf{X} = 0$	X= 1	
А	Е,0	C,0	
В	C,0	A,0	
С	B,0	B,0	
D	G,0	A,0	
E	F,1	B,0	
F	Е,0	<b>D</b> .0	
G	D,0	G,0	

8. The digital system to be designed consists of two registers  $R_1$ ,  $R_2$  and a flip flop, E. The system counts number of 1's in the number loaded into register  $R_1$  and sets register  $R_2$  that number. Draw the ASM chart and design the control logic using multiplexers. (16M)

2 of 2

SET - 1

Code No: V0423/R07	SET - 2
II B.Tech II Semester, Regular Examinations, Apr - 2011	
SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering)         Time: 3 hours	x Marks: 80
Answer any FIVE Questions All Questions carry equal marks	$\mathbf{V}$
<ul> <li>1. a) Represent (-17)<sub>10</sub> in</li> <li>i) Sign magnitude</li> <li>ii) 1's Compliment</li> <li>iii) 2's Compliment representation</li> </ul>	(8M)
b) If the Hamming code sequence 1100110 is transmitted and due to error in it is received as 1110110. Locate the position of the error bit using parity che	one position ecks and give
the method for obtaining the correct sequence.	(8M)
<ul> <li>2. a) Prove the following expression using Boolean algebra and De-Morgan's the barY barZ+ barW barX barZ + barW X Y barZ + WYbarZ = barZ</li> <li>b) Perform the realization of all basic logic gates using Universal gates.</li> </ul>	heorems. (8M) (8M)
<ul> <li>a) Using k-map method determine SOP form of the following switching function f(w,x,y,z) = ∑ m (0,1,4,5,6,7,9,11,15) + ∑ d (10,14)</li> <li>b) Simplify the logic function Y(A,B,C,D) = ∑ m (0,1,3,7,8,9,11,15) using Q</li> </ul>	ction. (8M) Quine-
McCluskey minimization technique.	(8M)
<ul> <li>4. a) Implement the following switching function</li> <li>f (A,B,C,D) = ∑ m (0,2,3,6,8,9,12,14) using the multiplexer.</li> <li>b) Design and draw the circuit diagram of a BCD to Excess-3 code converter</li> </ul>	(8M) . (8M)
5. a) Define the term 'memory'. Give the classification of memories and explain	n in brief. (8M)
b) Design a combinational circuit using ROM. The circuit accepts a 3-bit num generates an output binary number equal to the square of the input number.	nber and (8M)
6. a) Design and draw the logic diagram for 3- bit synchronous counter using J (8	K- flip flop. 3M)
b) Design and draw the circuit diagram of a sequence generator to generate th1101011	he sequence (8M)

Code No: V0423/R07

## SET - 2

- What is the sequence detector? Design a 2-input 2-output detector which produces an output 1 every time the sequence 0101 is detected. Dive the design considerations in detail. (16M)
- 8. a) Design and draw the ASM diagram for an 8-bit serial 2's complimenter.
  b) Give the ASM representation of a Mealy model sequential circuit.

Code No: V	V0423/R07	SET - 3
	II B.Tech II Semester, Regular Examinations, Apr - 2011	
Time: 3 ho	urs SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Max M Answer any FIVE Questions	larks: 80
	All Questions carry equal marks	
1.	a) Subtract 14 from 46 using the 8-bit 2's compliment and Add -75 to +26 using compliment.	8-bit 2's (8M)
	b) Derive a single error correcting code for an 11-bit group 01101110101.	(8M)
2.	a) Simplify the following expressions and implement the same with NAND gate	circuits.
	i) F = A bar B + ABD + AB bar D + bar A bar C bar D + bar A B bar C	
	ii) G = BD + BC bar D + A bar B bar C bar D	(8M)
	b) Draw the logic diagram for the following function using only two input NOR	gates
	F=a(b+cd)+bbarc.	(8M)
3.	Simplify the following expression using necessary minimization technique.	
	$f = \sum m (0,1,2,8,9,15,17,21,24,25,27,31)$	(16M)
4.	a) Draw and explain the logic diagrams of full adder and full subtractor with their tables.	r truth (8M)
7	b) Design and draw the circuit diagrams of even and odd parity bit generators for inputs.	· 4-bit (8M)
5.	a) Implement F1= bar A BC + A bar C + A barb C and F2= bar A bar B bar C + PAL logic diagram.	BC using (8M)
	b) Implement the following Boolean functions with PLA.	
	F1 (A, B, C) = $\sum m (0, 1, 2, 4)$	
	F2 (A, B, C) = $\sum m (0, 5, 6, 7)$	(8M)
	1 of 2	

SET - 3

(8M)

(8M)

Code No: V0423/R07

6. a) Convert the D- flip flop into a JK-flip flop. Draw and explain the logic diagram.

b) Design and draw the logic diagram of a synchronous 3 –bit up-down counter using JKflip flop. (8M)

7. a) Draw the logic diagram of Mealy model and explain its operation.

b) Obtain the set of maximal compatibles for the state table given below using the Merger table method. (8M)

Present	Next State, Output			
state	00	01	11	10
А	В,-	D,-		С,-
В	F,-	I,-	-	-
С	-	-	G,-	Н,-
D	В,-	А,-	F,-	Е,-
E	-	- \	-	F,-
F	A,0		В,-	-,1
G	E,1	В,-	-	-
Н	Е,-	-	-	A,0
Ι	Е,-	• C,-	-	-

8. Determine the transition table for the waveform generator given below.

Present state		Next state , output Input X1,X2		
	00	01	10	11
А	B,1	B.1	B,1	B,1
В	C,0	C,1	C,1	A,0
С	D,0	D,1	A,0	Х
D	A,0	A,0	Х	Х

Present the ASM representation.

(16M)

		CET 4
Code No: V0423/F	207	SEI - 4
	II B.Tech II Semester, Regular Examinations, Apr - 2011	
Time: 3 hours	SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering)	Jarks: 80
Time. 5 nours	Answer any FIVE Questions All Questions carry equal marks	
1. a) i) Subtr ii) Con b) A 7-bit	act 649-387 using 9's complement method. vert the binary $(10101101)_2$ to its Gray code. Hamming code is received as $0101101$ . What is its correct code? Explain	(8M)
		(8M)
2. a) 1) Simp ii) Obtain (A+ bar C)	the canonical product of sum expression of $Y(A, B, C) = (A + bar B) (B$	+C) (8M)
b) Realize	the universal gates with basic logic gates. Draw the relevant logic diagra	ums. (8M)
<ul> <li>3. a) Simplify</li> <li>i) Y = m1</li> </ul>	the following expressions using k-map for the 4 variables A, B, C and L+m3+m5+m7+m8+n19+m12+m13.	D.
ii) $Y = \pi$ ( b) Find the	0,1,4,5,6,8,9,12,13,14). e minimum sum of products for the following Boolean expression using with method.	(8M) Quine-
F (w, x,	y, z) = $\sum (1, 3, 4, 5, 9, 10, 11) + \sum d (6, 8)$	(8M)
4. a) Design a	and explain BCD to Decimal decoder and draw its logic diagram.	(8M)
b) Design	and explain a 4-bit binary to gray code converter and draw the logic diag	gram. (8M)
5. a) Generative $Y0 = A$	e the following Boolean functions using PAL and draw its structure. BCD	
Y1 = ba $Y2 = ba$	ur A B bar C + bar ABC + AC + AB bar C ur ABC bar D + bar ABCD + ABCD	
Y3 = ba	ar A B bar CD +bar ABC bar D + bar ABCD + ABC bar D	(8M)
b) Define s	static and dynamic hazards. Design a static hazard free switching circuit.	(8M)

# 1 of 2

Code N	Jo: V0423/R07	SET - 4
6.	<ul><li>a) Realize T-flip flop using SR-flip flop and draw the relevant logic diagram.</li><li>b) Design and explain a MOD-3 counter using JK-flip flop.</li></ul>	(8M) (8M)
7.	Design a sequence detector that produces an output 1 whenever the sequence 1010 detected. Draw the relevant logic diagram and explain its function.	01 is (16M)
8.	Design an odd parity generator assuming that inputs are arriving instrings of d-bit single space between successive strings. Draw the logic required and explain its fur Give its ASM representation.	with a nctionality. (16M)
	2 of 2	